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ABSTRACT 
As the silicon CMOS technology move into the sub-20nm regime, manufacturing limits and 
fundamental curb the traditional scaling of transistors. Modernization in device structures and 
materials will be needed for continued transistor miniaturization and equivalent performance 
improvements. Device dimensions are approaching their scaling limit giving rise to 
undesirable effects like short channel effects, gate leakage current, drain induced barrier 
lowering (DIBL) etc. Strained-silicon devices have been receiving enormous attention owing 
to their potential for achieving higher channel mobility and drive current enhancement and 
compatibility with conventional silicon processing. Dual-Material Gate (DMG) structure 
offers an alternative way of simultaneous SCE suppression and improved device performance 
by careful control of the material workfunction and length of the laterally cascaded gate 
materials. The aim of project is to study the short-channel double-material-gate (DMG) 
strained-silicon ( Sis  ) on silicon-germanium ( XX1 GeSi  ) MOSFET and develop analytical 
models for the same. 
In this novel work, an analytical threshold voltage model is developed for a short-channel 
double-material-gate (DMG) strained-silicon ( Sis  ) on silicon-germanium ( XX1 GeSi  ) 
MOSFET structure. The proposed threshold voltage model is based on the so called virtual-
cathode potential formulation. The virtual-cathode potential is taken as minimum channel 
potential along the transverse direction of the channel and is derived from two-dimensional 
(2D) potential distribution of channel region. The 2D channel potential is formulated by 
solving the 2D Poisson’s equation with suitable boundary conditions in both the strained-Si 
layer and relaxed XX1 GeSi   layer. The effects of a number of device parameters like the Ge 
mole fraction, Si film thickness and gate-length ratio have been considered on threshold 
voltage. Further, the drain induced barrier lowering (DIBL) has also been analyzed for gate-
length ratio and amount of strain variations and also, the sub threshold swing is also analyzed 
for the device with different parameter variation. The model is used to investigate the 
excellent immunity against SCE offered by the DMG structure. The validity of the present 
2D analytical model is verified with ATLAS
TM
, a 2D device simulator from Silvaco Inc.
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 Chapter 1 
1 INTRODUCTION 
 
1.1 Scaling: A Historical Perspective 
The twentieth century marked the beginning of an era in industrial electronics, automation, 
information sharing and technology. Communication technology multiplied in leaps and 
bounds. In no point in human history, the human race was ever been connected as it is today. 
Miniaturization of computer and hand held gadgets with every possible applications; be it 
audio, video, high speed communication; revolutionized the world of interconnectivity and 
entertainment. It’s all attributed to the high speed ultra small sized, low power semiconductor 
devices, sensors, all new materials and their implementation through VLSI design.  
It all begins with the perception of Lilienfeld of Insulated Gate Field Effect Transistor 
in 1925 which bore the potential to replace the vacuum tube technology with small sized 
semiconductor transistor technology [1]. The first practical demonstration took place in 1960 
by Kahng and Atilla [2] in the form of the Silicon-based Metal Oxide Semiconductor Field 
Effect Transistor (MOSFET). In 1958, Jack Kilby at Texes Instruments conceived the idea of 
the Integrated Circuits (IC) and Robert Noyce from the Fairchild Corp. fabricated the first IC 
(a S-R flip flop) as shown in Fig. 1 [3]. It then came in 1959 when Richard Feynman 
delivered his notable speech, “There is plenty of room at the bottom”, acknowledging the 
high performance achievement of the materials at the reduced dimensions [4]. Another 
visionary prophecy from Gordon Moore, then with Fairchild Corp. and co-founder of Intel, 
states that, “The number of transistors on integrated circuits doubles approximately every two 
years”. This prophecy has been accurate for more than 3 decades as shown in Fig. 2. The year 
1962 saw the growth of the first logic family, the TTL [3]. Intel introduced the first 
microprocessor in 1972 which used more than 2000 PMOS transistors. Following the 
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Moore’s law the transistor count increased exponentially [5]. Then next few microprocessors 
used the NMOS technology which was routed out soon due to heavy dynamic power 
consumption with the increased number of transistor per chip. Then with the advent of the 
CMOS technology which consumed the least power, scaling technology sailed from the small 
scale integration (SSI) to Very Large Scale Integration (VLSI) and now spearheading towards 
the nanotechnology.  
                            
Fig. 2 Transistor Integration on Chip displaying Moore’s 
Law. [5] 
                                  
 Another basic advantage that CMOS technology provides is the presence of definite 
scaling laws. The International Technology Roadmap for Semiconductor (ITRS) has laid a 
roadmap to direct this scaling in terms of power consumption and cost incurred. As evident 
from the ITRS 2010 in Fig. 3, the year 2013 with technology node 22nm is project to have 
physical channel length of 10nm and less. The latest Itanium-7 quad core GPU processor 
contains more 1.1 billion transistors in a 160 mm² chip area and Intel 32 nm SRAM wafer    
(1 Tb) has about 800 billion transistors [6]. Device engineers throughout the world have 
made this wonder come true through a magic named “Scaling”. Scaling is defined as 
controlled modification of the device dimensions such that it acquires lesser chip area while 
maintaining the long channel characteristic and performance. Dennarad and fellow workers 
Fig. 1 First IC fabricated by Jay Last’s 
developmentgroup at Fairchild Corp. [4] 
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proposed the scaling approach in 1972 [7]. Scaling not only reduces the device dimensions 
rendering to a higher packing density but it also leads to significant dynamic power saving 
through lesser voltages. The scaling approach stated that both the lateral and vertical 
dimensions of the transistor should be scaled by the same scaling factor in order to avoid the 
SCEs and ensure good electrostatic control when fabricating the smaller devices, and by the 
same scaling factor, the supply voltage should be reduced and substrate doping concentration 
should be increased. 
 Today's monolithic Integrated Circuits (ICs) use the MOSFET as a basic switching 
element for digital logic applications and as an amplifier for analog applications. This has 
resulted in chips that are significantly faster and have greater complexity in every generation 
while continually bringing down the cost per transistor.  
1.2  Scaling Problems 
 
Integration of billions of transistors on a chip has been possible due to the possibility to 
pattern every smaller feature on silicon through optical lithography. As optical lithography 
enters the sub-wavelength regime, light diffraction and interference from sub wavelength 
pattern feature causes image disorder. Therefore, patterning becomes difficult without 
adopting resolution enhancement techniques. 
 The ITRS’s most recent projection provides some insight as to current market drivers. 
Fig. 4 illustrates that the power consumption trend versus power requirements is creating the 
“Power Gap” akin to the “Design Gap” that the industry dealt with a decade ago. This gap is 
creating a need to manage power at all levels of abstraction and majorly at the device level. 
 The power consumption is approximated by [8] 
 










s
thV
thleakageDDDDLSDdiss IIVVfCPPP 10
2                                                                   (1) 
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where DP is the dynamic power dissipation, SP is the static power dissipation,  is the 
activity factor, LC is the load capacitance, DDV is the supply voltage, leakageI is the total leakage 
current,  
thI  is the threshold current, thV is the threshold voltage and s is the subthreshold 
swing. The power consumption is lowered through lower DDV , leakageI and s; and higher thV . 
 
Fig. 3 Shrinking gate length with of scaling. years (Courtesy: ITRS 2010)
 
Fig. 4 Power Consumption trends with years of scaling. (Courtesy: ITRS 2005) 
 Thus DDV  and thV  are in conflict for which the gate oxide needs to be scaled 
tremendously which in turn increases gate tunnelling leakages. Also, higher substrate doping 
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is must to check the short channel effects (SCEs) but again this diminishes the current drive 
due to increased scattering. To trade-off between the power consumption, SCE and the lower 
current, is the need of the hour which the conventional MOSFETs fails to achieve. This gives 
way to creation of alternative device structures and architectures to continue further CMOS 
scaling. 
 Let’s have a physical insight into the problems due to scaling. MOSFET scaling alters 
both lateral and vertical device dimensions.  
1.2.1 Vertical Scaling 
 
1.2.1.1 Polysilicon Depletion Effect 
 
With vertical scaling, the effective oxide thickness increases, resulting in the degradation of 
the gate capacitance and transconductance. One of the factor responsible for this is scaling of 
the oxide whereas the other being thick polysilicon depletion layer when the device is 
operated at inversion. This depletion region cannot be further reduced due to doping 
limitations due to the solid solubility of silicon (~10
19
-10
20
 cm
-3
). The effect also leads to a 
threshold voltage shift, which gets more pronounced at low polysilicon gate doping densities.  
Thus, the technology node predicts the use of metal gates to avoid this challenge. 
1.2.1.2  Quantum effects 
 
Scaling the oxide leads to strong surface electric field near the silicon/oxide interface creating 
a potential well and leading to quantum confinement of the inversion carriers, giving rise to 
discrete sub-bands for motion in the direction perpendicular to the interface and shifting the 
peak of the inversion charge centroid away from the interface. At inversion, the peak of the 
inversion carrier concentration peak is located around 1.2 nm away from interface in silicon. 
The confinement decreases the inversion charge density at a given bias, increases the 
effective oxide thickness and increases the threshold voltage.  
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1.2.1.3 Gate Tunnelling  
With the diminishing gate oxide thickness, static power dissipation increases and the major 
contributor is the Gate Tunnelling. The tunnelling may take place through mechanisms like 
the direct tunnelling or the Fowler Nordheim tunnelling. Use of high-k dielectric materials 
(viz. HfO2, HfSiO4, and Si3N4) are employed to check gate tunnelling.   
1.2.2 Lateral Scaling 
 
1.2.2.1 Threshold voltage roll-off and DIBL 
 
As the lateral dimensions are scaled, the S/D channel p-n junction depletion width becomes 
significant in comparison to the channel length leading to loss of gate control over the 
channel. The channel barrier reduces tremendously with increasing scaled channel which is 
manifested as threshold voltage roll off or a sharp fall of the threshold voltage with a scaled 
channel length.  
 The Vth roll-off is more dramatic when the drain bias is high. This is expected, since 
an increase in drain voltage leads to further penetration of the drain-induced field into the 
channel of the transistor, reducing the lateral potential barrier that is typically controlled by 
the gate. This effect is termed drain induced barrier lowering (DIBL). Vth lowering due to 
DIBL can be qualitatively explained by a semi-empirical ‘charge sharing’ model which 
considers the splitting of the depletion charge under the gate into two parts – one controlled 
by the gate, the other controlled by the source and drain. This introduces a correction of the 
maximum depletion charge controlled by the gate which determines the threshold voltage.
ox
d
fFBth
C
Q
VV

 2                                                                                                                            
(2) 
where, QQQ dd                                                                                                                             (3) 
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QQQ dd  ,,  represents the depletion charge under gate control, the total depletion charge and 
depletion charge under drain control. 
 
1.2.2.2  Hot Carrier Effect 
 
Hot-carrier (HC) degradation affects reliability, increases SCE and causes long-term 
instability, manifested by a threshold voltage decrease and sub-threshold drive current 
increase. The high electric field near the drain creates hot carriers which are injected into the 
oxide with enough energy to create defect states (traps) in the oxide near the silicon/oxide 
interface. It is found that only hot electrons having energy of 0.6eV larger than the Si-SiO2 
conduction band discontinuity can cause SiO2 degradation in n-channel MOSFETs. The 
degradation is attributed to the breaking of the ≡SiH bond at the interface.  
1.2.2.3 Mobility Degradation 
Following the rules of scaling, for a planar bulk MOSFET, continuous scaling requires 
continuous increase in the channel doping ( aN ). This is because it is desired to have a lower 
junction electric field in the channel region. Also higher doping ensures non-overlap of the 
source and drain depletion in the channel. But a serious effect of mobility degradation due to 
the impurity scattering comes in play with higher amount of channel doping. Also the 
threshold voltage variations take place due to random dopant fluctuations inside the channel. 
1.3   Technology Boosters: Solution to Scaling 
 
1.3.1 Gate Engineering Techniques 
1.3.1.1 High-k dielectric 
High-k/metal gates were introduced into mass production in 2007 by Intel in the 45 nm 
CMOS technology generation. This is the first time that traditional oxides or oxynitrides have 
been replaced in gate stacks, to enable continuous scaling of the EOT.  
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1.3.1.2 Metal Gate 
Initially, poly-Si/high-k combination gate stack was considered as a route to improving gate 
leakage. However theoretical studies and experimental data show mobility degradation 
compared to the use of metal gates. Depending on the gate dielectric, the work function 
varies due to differing band alignments. 
1.3.1.3 Multiple Gate 
A potential candidate to continue the MOSFET scaling further is the fully-depleted silicon-
on-insulator (FDSOI) MOSFET. Rigorous research of the FD SOI MOSFETs revels that this 
transistor possesses higher transconductance, lower threshold voltage roll-off and steeper 
subthreshold slope compare to the bulk MOSFET. In the FDSOI MOSFETs, the front gate 
parasitic junction (source/drain to channel) capacitances reduces resulting in higher switching 
speeds. The presence of the buried oxide (BOX) further removes drawbacks like leakage 
current, threshold voltage roll off, higher sub-threshold slope and body effect. However, due 
to the ultra thin source and drain regions, FD SOI MOSFETs possess large series resistance 
which leads to the poor current drive capability of the device despite having excellent short-
channel characteristics. To prevent the encroachment of electric field lines from the drain on 
the channel region, special gate structures can be used as shown in Fig. 16. Such "multiple"-
gate devices include double-gate transistors, triple-gate devices such as the quantum wire, the 
FinFET and Δ-channel SOI MOSFET, and quadruple-gate devices such as the gate-all-
around device, the DELTA transistor, and vertical pillar MOSFETs. In a fully depleted SOI 
(FDSOI) device, most of the field lines propagate through the buried oxide (BOX) before 
reaching the channel region. Short-channel effects can be reduced in FDSOI MOSFETs by 
using a thin buried oxide and an underlying ground plane. This approach, however, has the 
inconvenience of increased junction capacitance and body effect. A much more efficient 
device configuration is obtained by using the double-gate transistor structure. Multi-gate 
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MOSFETs realized on thin films are the most promising devices for the ultimate integration 
of MOS structures due to the volume inversion or volume accumulation in the thin layer (for 
enhancement- and depletion-type devices, respectively), leading to an increase of the number 
and the mobility of electrons and holes as well as driving current (additional gain in 
performance in a loaded environment), optimum subthreshold swing and the best control of 
short channel effects and off-state current, which is the main challenge for future nanodevices 
due to the power consumption crisis and the need to develop green/sustainable ICs. 
1.3.2  Channel Engineering Techniques 
 
1.3.2.1 Shallow S/D Junction  
 
Lowering the source/drain junction depths (especially near the gate edge, where the 
source/drain regions are called ‘extensions’) reduces the drain coupling to the source barrier. 
However, as the source/drain junction depths get shallow, their doping must be increased so 
as to keep the sheet resistance constant. Solid solubility of dopants puts an upper limit (~10
20
 
cm
-3
) on the doping density. Therefore, further reduction in 13 junction depth causes an 
increase in the series resistance encountered in accessing the channel. Also, from a 
technological point of view, it becomes difficult to form ultra shallow junctions that remain 
abrupt after the annealing steps needed to activate the dopants and achieve low resistivity [8]. 
The formation of abrupt S-D junctions also leads to an increase in the band-to-band tunneling 
leakage component. All these factors degrade the overall transistor performance. 
1.3.2.2 Halo Doping 
 
To overcome the SCEs, various channel engineering techniques like double-halo (DH) and   
single-halo (SH) or lateral asymmetric channel (LAC) devices have been proposed. In the 
subthreshold region, although the halo doping is found to improve the device performance 
parameters for analog applications (such as gm/Id, output resistance and intrinsic gain) in  
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general, the improvement is significant in the LAC devices. Halo doping led to a higher drive 
current in the saturation region. The halo device pinch–off region occurs in the halo implant 
region, since that region is closest to the drain and has a threshold voltage higher than the 
uniformly doped region. 
1.3.2.3 Strain 
To maintain a lower junction electric field in the channel and non-overlap of the source and 
drain depletion in the channel, doping becomes imperative. But a serious effect of mobility 
degradation due to the impurity scattering comes in play with higher amount of channel 
doping. Also the threshold voltage variations take place due to random dopant fluctuations 
inside the channel. The mobility of the charge carriers is enhanced through a concept known 
as the strain technology.  To sum it all the benefits of strain, it results in a modified lattice 
constant of the material; second a modified energy band structure to trap carriers through well 
formation and finally an enhanced mobility. By increasing the Ge concentration of the 
relaxed Si1-XGeX substrate, the amount of biaxial strain and therefore higher magnitude of the 
mobility enhancement can be achieved. Literature had confirmed a mobility enhancement 
factor of 2.3 for a 30% Ge concentration [9].      
1.3.2.3 Multi-Material Gate 
One of the prominent means to get rid of hot carrier effect (HCE) is using cascaded gate 
structure consisting of two or more metals of different work functions. This structure is 
commonly known as Double-Material-Gate (DMG) structure as proposed in 1999 by Long et 
al.[10] or Triple-Material-Gate (TMG) as proposed by Razavi et al[11]. The metal gates are 
so cascaded that the gate near the source is a metal (M1) with higher work-function and the 
drain side metal (M2) is of relatively lower workfunction. As a result of this, the electron 
velocity and the lateral electric field along the channel increases sharply at the interface of the 
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two gate material which further results in the increased gate transport efficiency. Li Jin et al. 
described how reduction of the HCE may be achieved by decreasing the control gate to 
screen gate ratio in a DMG strained-Si on insulator MOSFET [11]. Further, the structure 
creates a step-like surface potential profile in the channel and thereby ensures screening of 
the minimum potential point from drain voltage variations. The metal gate M1 is thus 
rightfully known as the Control Gate (  ) and the metal M2 as the Screen Gate (  ).  
 
1.4 Physics of Strain 
When a layer of a crystal is grown over another layer, a strain is developed in the upper layer 
due to the mismatch of the lattice constants of the two layers. This is used to achieve the high 
speeds without scaling down the devices. In order to achieve the biaxial strain in the Si 
channel a XX1 GeSi   virtual substrate is used. Here is germanium is chosen because of its 
compatibility with the Si technology and its slightly larger lattice constant [11]. The lattice 
constant of both material is given below: 
Silicon = 5.431 Å 
Germanium = 5.657 Å 
 Epitaxial growth of Si on relaxed SiGe substrate results in strained-Si layers due to 
the larger lattice constants of Ge. Fig. 5 shows the basic strain generation methodology. 
When a layer of XX1 GeSi   is deposited by epitaxial growth on top of a bulk Si wafer. The 
atoms of SiGe substrate will initially line up with the Si wafer and be under compressive 
strain and as the depth of the XX1 GeSi   layer increases it will begin to relax. The most 
commonly used way of relaxing this XX1 GeSi   layer is to grade the Ge content. After the 
formation of critical thickness it become energetically favourable for the lattice to relax [11] 
and where the atoms do not line up due to the difference in atomic spacing misfit dislocations 
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are formed. While it is preferred to have a large number of defects in the graded layer of 
substrate to raise the relaxation [11], the problem is that on interaction with each other the 
misfit dislocations form threading dislocations which can move to the surface. 
 
  
This causes major problems for device performance. In order to try and reduce the 
number of threading dislocations point defects (PD) in the form of vacancies (absence of 
atoms) or interstitials (additional atoms) are often intentionally introduced. These condense 
on {111} planes forming dislocation loops. High numbers of point defects should promote 
dislocation climbing therefore annihilating threading dislocations creating a smooth surface 
morphology and low defect density [11]. 
 Generally dislocations are not mobile at room temperatures and so only become 
debilitating when a wafer undergoes a high temperature process, Dislocations then travel 
across the wafer destroying the device. 
Once a graded XX1 GeSi  layer is deposited a uniform layer of 0.2.80 GeSi  would then be grown 
for ~1μm allowing a high Ge content to be achieved on the surface, with a high degree of 
misfit strain relaxation but without introducing a crippling number of threading dislocations. 
Fig. 5 The basic methodology to generate strain in the channel 
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H or He implantation has been tried as a way of restricting dislocations to areas below the 
upper surface [11] but the most commonly used method these days in a Chemical Mechanical 
Polishing (CMP) process performed between the graded and uniform SiGe layers. 
1.4.1  Energy Band of Biaxial Strained Silicon  
The fig. 6 shows the energy orbitals of the unstrained silicon. Each energy level of silicon is 
composed of six equal energy lobes in three dimensions [11].  
 
 
These are named as two perpendicular Δ2 states and four Δ4 states parallel to the plane. 
Electrons are scattered between these bands through a process known as inter-band 
scattering. Similar splitting is observed between the heavy and light hole bands in the valence 
band. By altering the band structure at the channel the carrier mobility significantly increases. 
The alteration in the band structure in the channel layer of silicon provides a lower effective 
mass and also suppresses intervalley scattering, which is a prime cause of enhancement of the 
drive current and carrier mobility. The mobility becomes roughly twice that of a conventional 
Si substrate MOSFETs [12]. The strain induced in the silicon channel causes the splitting of 
conduction bands and it is totally depends on the type of strain induced. The below              
fig. 7 shows the energy orbital’s of compressive and tensile strain in the silicon channel. For 
every 10% Ge in SiGe substrate layer, the Si energy bands split by 67meV [thesis_andi_mc]. 
[010] 
[001] 
[100] 
Δ4 in-plane 
valleys 
Δ2 perpendicular 
valleys 
Fig. 6 Energy orbital’s of unstrained silicon 
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When a stress is applied in silicon channel, the Δ4 states Δ2 and states are split up into higher 
and lower energy states. This band alteration in channel gives an alternate lower site for 
electrons to occupy, i.e. Δ2. The change in the energy valleys causes repopulation of the 
electrons in the lower mass valleys. Electrons preferentially fill the lower energy bands, 
therefore tensile strain is more beneficial for nMOS devices as it leaves only the lower energy 
2 fold degenerate levels, for inter-band scattering to occur between by presenting fewer 
possible final states for the carriers to scatter into. As a result electrons can travel further 
through the lattice before scattering. The effective mass of electrons in the lower energy 
states is less than the higher states. Due to this variation in energy states, the electron mobility 
increases. Besides of this, the inter-valley phonon scattering between the upper and lower 
states is suppressed due to the strain induced larger energy difference.  
Mathematically the carrier mobility is described the given equation 
*m
qτ
μ                                    (4) 
where, 
τ
1
 is the scattering rate and *m  is the conductivity effective mass. 
 The mobility of carrier is directly related to the velocity ‘v’ and the applied external 
electric field ‘E’, as given by  
μEv                                      (5) 
 By the above given relation, we can say that the carrier the velocity increasing with 
the increase in carrier mobility, which is directly proportional to the drain current and the 
switching speed of the device. Strain has less of an effect on holes than electrons with only a 
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38meV split for every 10% Ge in the substrate [12]. When strain is applied the similar 
splitting is observed between the heavy hole and light hole bands in the valence band.  
 
Fig. 7 Energy orbital’s under compressive and tensile strain, and the effect on the energy 
levels that represent the orbitals. 
 The fig. 8 shows the holes splitting in the valence band. The valence band made up of 
three bands given as  heavy-hole, light-hole and split-orbit bands.[12], as shown fig. 8. 
Application of strain results in high band warping. When the strain is applied, the valence 
band energy states get split up into heavy-hole and light-hole bands. The holes now occupy 
the low energy states, which reduces their effective mass. This increases mobility under 
strain. 
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1.4. 2 Effect of Strain on Band Structure 
Basically there are two types of band alignments in the lattice, commonly known as type                                
Ι  and type ΙΙ  alignments [12]. When a thin film of larger lattice constant epitaxial layer, e.g. 
SiGe, is grown over a substrate with a smaller lattice constant (e.g. silicon), the film preserve 
the in-plane lattice constant of the substrate and so this under a biaxial compressive strain. 
This is known as the type Ι  band alignment where around all the band alteration occurs in the 
E 
K 
HH (Heavy Hole band) 
LH (Light Hole band) 
SO (Spin Orbit) 
Unstrained Silicon 
Biaxial Compressive strain Biaxial Tensile strain 
 
Fig. 8 Light Hole and Heavy Hole band splitting of the Silicon valence bands under strain [12]. 
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valence band only and with very less band alteration in the conduction band. This type of 
structure is suitable for hole confinement and is a basic order for p-MOSFETs. When, a 
smaller lattice constant silicon epitaxial layer grown over a larger lattice constant relaxed-
SiGe substrate it will be under biaxial tension. This is commonly known as type ΙΙ  band 
alignment and this type of structure has many advantages over the more common type Ι  band 
alignment. In type ΙΙ  band alignment, a large band alteration is obtained in both the valence 
bands and conduction band, relative to the relaxed-SiGe substrate [12]. This type of structure 
allows both hole and electron confinements, making it suitable for both p-type and n-type 
devices for strained-Si/SiGe based CMOS technology. Strained silicon is used to increase n-
type and p-type MOSFET drive currents by 10% and 25%, respectively [12]. 
1.4. 3 The Modified Band  Structure of Silicon Due to Strain 
Fig. 9 displays the change in silicon energy band structure because of strain in the silicon 
channel. The device simulator model library of ATLAS
TM
, thus, has been modified according 
to the effects of strain on Si band structure.
 
The effects of strain on Si band structure can be 
modeled as [13] 
XE SisC 57.0)(                                                                                                                     (6)                       
XE Sisg 40.0)(                                                                                                                      (7)
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where, SiscE  )(  is the increase in electron affinity of silicon due to strain; SisgE  )( is the 
decrease in the band gap of silicon due to strain; TV  is the thermal voltage ; SivN ,  and SisvN ,  
are the density of states in the valence band in unstrained  and strained-silicon; 
*
,Sihm  and 
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*
, Sishm   are  the hole density of states (DOS) effective masses in unstrained and strained 
silicon, respectively. 
 
 
  
It should be noted that whole lump of Eq. (3) is a result of    SisvSisfSivSif EE   ,,,,   
[15], where  SivSif E ,,   is the difference of Fermi energy level and valance band energy 
level of unstrained silicon and  SisvSisf E   ,,  is the difference of Fermi energy level and 
valance band energy level of strained Si; Sif ,  , SivE ,  , Sisf ,  and SisvE ,  are Fermi level of 
unstrained Si; valance band energy level of unstrained Si, Fermi level of strained Si and 
valance band energy level of strained Si respectively.  
The energy band parameters for XX1 GeSi   substrate have been estimated as follows [13] 
  XE
SiGeg
467.0                                                                                                                    (9)  
Fig. 9 Alternation of Band structure due to strain in Sis on XX1 GeSi   substrate [14]. 
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   319, cm10104.16.0
 XxN SiGev                                                                                 (10)     
X2.48.11 SiGe                                                    (11) 
where, SiGegE )(  is the decrease in the band gap of XX1 GeSi  ; SiGevN ,  the density of states in 
the valence band of the relaxed XX1 GeSi   film and SiGe  is the permittivity of the XX1 GeSi  .  
1.4. 4 Change in MOSFET Parameter Due to Strain 
The effect of strain on front-channel flat-band voltage can be modeled as  
    fFBSifFBSisfFB VVV ,,,                                                                                                   (12) 
where,    )(, SiMSifFBV                                                                                                  (13) 
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, ln                                                                         (14)    
M  and q  are the  metal work function and electronic charge of the silicon, respectively; 
 
SifFB
V ,  represents the flat band voltage for a bulk MOSFET; 
 
SisfFB
V
,
 represents the flat 
band voltage for the strained bulk MOSFET and fFBV ,
 
represents the amount of change in 
the bulk flat band voltage due to strain.
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where, )(Si  is the unstrained Si work function; Si  is electron affinity of the silicon; SigE ,  is 
21 
 
the band gap of unstrained Si; Sif , is the Fermi potential in unstrained Si; aN  is the body 
doping concentration; and Siin ,  is the intrinsic carrier concentration in unstrained Si. 
 The built-in voltage across the source-body and drain-body junctions in the strained-
Si thin film is also affected by strain as 
 
SisbiSibiSisbi
VVV

 ,,                                                                                                    (17)  
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 Where, SibiV ,  is the unstrained Si built in potential and   SisbiV   is the change in 
built in potential due to strain in the strained channel and source (drain) interface. 
 
 The built-in voltage across the source-body and drain-body junctions in the relaxed 
XX1 GeSi   substrate can be written as, 
 
SiGebiSibiSiGebi
VVV  ,,                                                                                                 (20) 
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 where,  SiGebiV  is the change in built potential due to strain in XX1 GeSi   substrate 
and source (drain) interface.  
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1.4. 5 Concept of Dual Material Gate MOSFET 
In 1999, Long et. al. [10] proposed a new gate structure called the Double Material Gate 
(DMG)-MOSFET. Unlike the asymmetric structures employing doping engineering in which 
the channel field distribution is continuous, gate-material engineering with different 
workfunctions introduces a field discontinuity along the channel, resulting in simultaneous 
transport enhancement and suppressed SCEs.  
 
The fig. 10 show the basic structure of DMG Mosfet. The two gate metals are so cascaded 
that the gate near the source  is a metal (M1) with higher work-function and the drain side 
metal (M2) is of relatively lower workfunction. As a result of this, the electron velocity and 
the lateral electric field along the channel increases sharply at the interface of the two gate 
material which further results in the increased gate transport efficiency [16]. Li Jin et al. 
described how reduction of the HCE may be achieved by decreasing the control gate to 
screen gate ratio in a DMG strained-Si on insulator MOSFET [17]. Further, the structure 
creates a step-like surface potential profile in the channel and thereby ensures screening of 
the minimum potential point from drain voltage variations. The metal gate M1 is thus 
rightfully known as the Control Gate and the metal M2 as the Screen Gate. Fabrication 
        Channel 
 M1 M2 
Source Drain 
        Gate 
Region 2 Region 1 
Fig. 10 Basic DMG  MOSFETStructure 
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techniques for DMG CMOS [20- 23] structure are reported in literature. DMG CMOS device 
with gate length of 55nm is already fabricated [21]. So, considering the development of the 
process technology over the years, the 30nm DMG MOSFET can also be fabricated in near 
future.  
1.5 Thesis Objectives 
The main objectives of this thesis is to develop a novel structure, which is useful in 
minimization of short channel (SCE) and drain induced barrier lowering (DIBL) effects, with 
the enhancement of carrier mobility. This work covers the complete analysis of strain and the 
double material gate concept. In this work, a subthreshold analysis of Double-Material-Gate 
(DMG) strained silicon on Silicon Germanium substrate is carried out. A two dimensional 
surface potential and threshold model are developed by using two dimensional Poisson’s 
equation with suitable boundary conditions in both the strained-Si layer and relaxed XX1 GeSi   
layer. The sub threshold swing and current are also formulated. The variations in the surface 
potential, threshold voltage, subthreshold swing and current are carried out with different 
combination of the device parameters. Especially the effect of germanium concentration i.e. 
mole fraction of Ge is shown for different electrical parameter of device. The analysis has 
been carried out with the help of simulation results by a commercially available two 
dimensional (2D) ATLAS device simulators 
1.6 Motivation 
The Silicon-based Metal Oxide Semiconductor Field Effect Transistor (MOSFET) has 
become one of the most important device in the semiconductor industry after the first 
practical demonstration in 1960. Today's monoliththic Integrated Circuits (ICs) use the 
MOSFET as a basic switching element for an amplifier for analog applications and digital 
logic circuit applications. While the basic structure of the MOSFET has remained unchanged. 
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But accordance with Moore's Law the physical size has been continually scaled by a factor of 
two every 2-3 years [18]. A conventional exponential scaling based on the reduction of 
feature size obviously cannot continue forever. The practical constraints as well as the 
fundamental curb the performance of the conventional bulk Si MOSFET. The need to 
enhance the drive currents while scaling of the transistor physical size and decreasing supply 
voltage, has been associated with an exponential increase in the static, off-state leakage of the 
device .While the active power density on the chip has steadily increased with gate length 
scaling, the static power density has grown at a much faster rate. The active power occurs due 
to the dissipative switching of charge between the transistor supply/ground and gates 
terminals during logic switching. The static or standby power, also known as sub-threshold 
power, is dissipated even in the absence of any switching operation. The mobility of the 
carrier in device is also degraded with the scaling of physical size of the device. Once the 
scaling of the conventional bulk Si MOSFET starts slowing down, the insertion of 
performance boosters, like novel materials and non- classical device structures, will become 
necessary to continue to improve performance. 
The past several years have witnessed rapid growth in the study of strained silicon due to its 
potential ability to improve the performance of very large scale integrated (VLSI) circuits 
independent of geometric scaling. Strain improves MOSFET drive currents by fundamentally 
altering the band structure of the channel and can therefore enhance performance even at 
aggressively scaled channel lengths. This is the non classical way to improve the scaling limit 
of the device. With the generation of strain in the channel, the mobility and the velocity is 
increased by a factor of 2.3 for the 30% of germanium concentration in the SiGe substrate. 
The double material gate structure provide high immunity to short channel effects and drain 
induced barrier lowering effect.  
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1.7 Scope of Thesis 
The scope of thesis is organized as follows: 
 Chapter 1:     Introduction 
This chapter describes the theoretical background of strain mosfet and also it covers the 
complete description of the physics related to strain. This chapter also analyze the effect of 
strain on the band structure of silicon and also the effect of strain on the Mosfet parameters. 
This chapter provide a brief description of double material gate Mosfet.  
 Chapter 2:   Literature Review 
 This chapter describes the complete details of two dimensional (2D) ATLAS device 
simulator models used to simulate different types of the physical MOSFET structure. 
 Chapter 3: Simulation Methodology    
This chapter reports the simulation results of the misaligned effects of gate engineered 
double-gate (DG) MOSFETs along with some analysis.  
 Chapter 4: Surface Potential and Threshold Voltage Modeling  
This chapter, contains the modeling of surface potential and threshold voltage of the double 
material Strained-Si on SiGe MOSFET. The model has been compared with 2D simulations 
and the results with varying device parameters have been discussed. 
 Chapter 5: Conclusion  
This chapter contains the conclusion of the complete work.
 Chapter 2 
 
 
LITERATURE REVIEW 
Early Work 
Fabrication 
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Chapter 2 
2 LITERATURE REVIEW 
 
2.1 Early Work 
The influence of strain on the mobility of intrinsic silicon was first observed in 1954 by C.S 
Smith [19]. The origin of strained Si film grown on relaxed SiGe can be traced to the 1980s 
[19]. While strain effects were not largely exploited, it was in the early 1990s that the strain 
was once again revived at Massachusetts Institute of Technology (MIT), USA on process-
induced and biaxial strain. In 1992, the first n-channel MOSFET with a strained Si channel 
exhibiting a 70% higher mobility was demonstrated [19]. The commercial adoption of strain 
technology was followed in 90 nm technology node by all major semiconductor companies 
like AMD, Integrated Electronics (Intel) and International business machines (IBM). While 
IBM and AMD adopted strained-Si with their silicon on insulator (SOI) technology, Intel 
went ahead with strained Si on bulk Si MOSFET. 
In year 2005, W. Zhang and J. G. Fossum [20] have shows the shift in threshold 
voltage in biaxially strained Si on XX1 GeSi  CMOS devices. This is demonstrated by the shift 
in 2-D energy sub-bands and modified effective conduction and valance band densities of 
states. This increased electron affinity and band gap narrowing in the s-Si layer were found to 
be predominant components of these phenomena, which is generally less sensitive to the 
modified DOS effects. The general modeling, for both n-channel and p-channel s-Si devices, 
gives important physical insights on how the strain shifts the 2-D. subband energies, and how 
the varied threshold surface potential and the shifted flat-band voltage.  
In year 2006, M. J. Kumar et al. [21] have reported a compact threshold voltage 
model for the single-layer FD-SSOI MOSFETs and demonstrated the effect of various device 
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parameters such as strain, channel length, strained-silicon thin-film doping, s-Si thin-film 
thickness and  gate work function. This article shows that there is a significant drop in 
threshold voltage with decreasing channel length and increasing strain. The increase in strain, 
i.e., equivalent Ge content, enhances the performance of SSOI MOSFETs in terms of 
improved transconductance and speed because of an increase in the carrier mobility. 
However, as demonstrated by our results, there are undesirable side effects with increasing 
equivalent Ge content such as a roll off in Vth, which may affect the device characteristics 
and performance significantly.  
In year 2007, M. J. Kumar et al[13] have first time examined the impact of various 
device parameters like strain (concentration of Ge in SiGe substrate), gate length, S/D 
junction depths, substrate (body) doping, strained silicon thin-film thickness and gate work 
function on the threshold voltage of strained-Si on XX1 GeSi   MOSFET. There is a significant 
drop in threshold voltage with increasing strain in relaxed XX1 GeSi  substrate and decreasing 
channel length. The increase in mole fraction of Ge, enhances the performance of MOSFETs 
in terms of transconductance and speed because of an increase in the carrier mobility. In the 
Same year V.Venkataraman [22], have also demonstrated fully depleted strained-Si on SGOI 
MOSFETs. This article also shows that there is significant increase in mobility due to strain. 
In year 2010, A. Chaudry have submitted a review of strained silicon technology. The 
uniaxial and biaxial structures proposed by both industry and academia via literature and 
patents have been reviewed. The main structures under biaxial category are relaxed SiGe, 
graded SiGe, strained SOI, SGOI and other various hetero-structures help in providing 
improved performance. It also demonstrated that the biaxial strain solution provided by SSOI 
as the key material for solving the integration issues raised at channel length of 45nm and 
below. In the same year, Li Jin et al also submitted an article that shown, the high-k region on 
the oxide layer reduces DIBL and SCE. The scaling capability of the proposed structure is 
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compared to the conventional s-Si MOSFET, which demonstrate the improved Subthreshold 
behavior of the Gate Stack strained Si MOSFET over conventional strained Si MOSFET.  
In year 2012, S. Bhushan et al [23] have demonstrated a surface potential model for interface 
trapped positive and negative charge. This article also demonstrated that the SCE is increase 
with increase in the magnitude of positive charge. One more finding was that increasing 
strain in the silicon channel suppresses short-channel effect (DIBL) and enhances the carrier 
mobility. Thus the concept of strain can be used to curb the SCE in sub 50nm technology and 
is an effective means of channel engineering.   
In year 2004, A. Chaudhry demonstrated fully depleted DMG SOI MOSFET and 
shown its potential integration in the current CMOS technology [24]. The unique features of 
the DMG that are not easily available in the conventional SOI devices include: Vth roll-up, 
reduced DIBL, simultaneous transconductance enhancement and SCE suppression. They can 
be controlled by an alternative way of gate material engineering. 
 In year 2010, Li Jin et al [17] model for surface potential and threshold voltage, the 
paper has examined the effectiveness of DMG structure in fully depleted SSOI MOSFETs to 
suppress SCE. The demonstrated result show that the introduction of the novel device leads 
to the suppression of SCE due to a step-function in the channel potential profile. The shift in 
surface channel potential minimum position is negligible with increasing drain bias. This 
article also shows electric field in the channel at the drain end is reduced, which improves 
HCE. This also demonstrate that the DMG SSOI MOSFET gives rise to a desirable threshold 
voltage roll-off with decreasing channel length and improves the carrier transport efficiency. 
2.2 Fabrication 
In year 2001 Zhi-Yuan Cheng et al. [25] have demonstrated long-channel strained-Si 
MOSFETs fabricated in SGOI with a high Ge content of 25%. The SGOI substrates were 
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fabricated by a new wafer bonding and etch back method, utilizing 20% SiGe in the graded 
buffer layer as a natural etch stop. The measured electron mobility for s-Si n-MOSFETs 
fabricated on SGOI is significantly higher than both the universal mobility and that of co-
processed bulk Si MOSFETs. In comprision with the SIMOX process, where the high 
annealing temperature limits the Ge content to a low level so this new SGOI process has a 
low thermal budget and thus is compatible with a wide range of Ge contents in XX1 GeSi 
layer. 
In year 2003, K. Misty et al [26] Uniaxial strained silicon has been implemented in a high 
volume of manufacturing 90nm logic technology for the first time, with impressive 
performance results and improved power scaling of device. NMOS transistors employ a 
tensile capping layer to induce strain and improve NMOS drive current by 10%. PMOS 
transistors employ selective SiGe heteroepitaxy to generate uniaxial compressive strain in the 
channel. 
T. Tezuka et al [27], demonstrate the steps to produce a strain silicon MOSFETs. In 
order to obtain a tensile strain in the channel a layer of strained Si channel layer is 
pseudomorphically grown over a relaxed SiGe on insulator (SGOI) substrate.  
 
Fig. 11 Fabrication procedure of a SGOI substrate and a strained Si layer on it by the Ge 
condensation technique [27] 
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This is having a larger lattice constant than that of Si. SIMOX and wafer bonding 
techniques are use to fabricate SGOI substrates. The basic fabrication methodology is shown 
in above diagram. 
In year 2006, P.F. Hsu et al [28] fabricated a dual material gate for a short channel 
device having channel length of 55nm. For the fabrication of short channel dual material gate 
MOSFETs they uses TaC and MoNx technology. Superior carrier mobility was achieved by 
optimizing the interface quality using hydroxyl rich base oxide (HRBO). The impact of 
dielectric crystallization on device characteristics is also reported for the first time. The 
excellent threshold voltage control, high mobility performance and its integration with strain-
Si module demonstrate that this metal/high-k technology is promising for future CMOS 
applications. 
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Chapter 3 
3 SIMULATION METHODOLOGY 
 
3.1 Introduction 
ATLAS enables device technology engineers to simulate the thermal, optical and electrical 
behavior of semiconductor devices [29]. Atlas provides a physics-based, modular, easy to use 
and extensible platform to analyze AC, DC, and time domain responses for all semiconductor 
based technologies in 2 and 3 dimensions. ATLAS is designed to be used in conjunction with 
the virtual wafer fab (VWF) interactive tools. VWF include DECKBUILD, TONYPLOT, 
DEVEDIT, OPTIMIZER and MASKVIEWS. DECKBUILD contribute an interactive run 
time domain. TONYPLOT provides scientific visualization capabilities. DEVEDIT is an 
associated tool for structure, mesh specification and refinement. MASKVIEWS is an IC 
Layout Editor. The OPTIMIZER provides black box optimization across multiple simulators. 
ATLAS can be used as one of the simulators within the VWF automation tools. VWF makes 
it convenient to perform highly automated simulation-based experimentation. VWF is used in 
a way that reflects experimental research and development procedures using split lots. It 
therefore links simulation very closely to technology development and resulting in the 
significantly increased benefits from simulation use. 
ATLAS is a physically based device simulator [29]. Physically based device 
simulators predict the electrical characteristics which are associated with specified physical 
structures and bias conditions. This is obtaining by approximating the operation of a device 
onto a two or three dimensional grid, the number of grid points called nodes. By using a set 
of differential equations which is obtained from Maxwell’s laws apply onto this node to 
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simulate the transport of carriers within a structure. This means that the electrical 
performance of a device can now be modeled in AC, DC or transient modes of operation. 
Physically based simulation has become very important for two reasons. First it is 
almost always much cheaper and quicker than performing experiments and second is it 
provides information that is impossible or difficult to measure. The drawbacks of physically 
based simulation are that all the relevant physics must be incorporated into a simulator and 
the numerical procedures must be implemented to solve the equations which are associated 
with this. 
In ATLAS, specify device simulation problems by defining the following: 
 The physical structure which to be simulated. 
 The physical models to be used for simulation. 
 The bias conditions which electrical characteristics are to be simulated. 
3.2  ATLAS Input and Output 
Fig. 12 shows the flow of input and output of the ATLAS. Most ATLAS simulations has two 
input files. The first input file is a text file which contains commands for ATLAS to execute 
[29]. 
 
 
Fig. 12 Input and Output Flow of ATLAS [29] 
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The second input file is a structure file which specifies the structure that will be 
simulated.  
ATLAS produces three types of output files.voltages and currents from the device analysis. Third type 
of output file is solution file which stores 2D and 3D data relating to the values of solution variables 
within the device at a given bias point. 
3.3  The Order of ATLAS Commands 
The order in which statements occur in an ATLAS input file is essential [29]. There are five 
groups of statements that must occur in the correct order. The required five essential groups 
are given below. Failure to do so usually causes an error message to appear which could lead 
to incorrect operation or termination of the program. 
 
 
 
 
 
 
 
 
 
 
 
 
 
The correct order of statements in the mesh definition, structural definition, and solution 
specification is also essential. Improper order may cause incorrect operation and may cause  
the termination of the program and simulation will be stop. 
               Group                Specification
          Mesh  
                                Region 
1. Structure Specification                 Electrode 
               Doping 
 
2. Material Model Specification      Material 
Models     
Contacts 
Interface 
 
3. Numerical Method Selection      Method 
 
4. Solution Specification      LOG 
SOLVE 
LOAD 
SAVE 
 
5. Result Analysis                  Extract 
            Tony Plot 
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3.4   Define a Structure through the Command Language 
To define a device through the ATLAS command language, first of all define a mesh. This 
mesh or grid covers the physical simulation domain. Mesh is described by a series of vertical 
and horizontal lines and the spacing between them. Regions within this mesh are allocated to 
different materials as required to construct the device. After the regions are defined the 
electrodes location is specified. Final step is to specify the doping in each region. 
3.4.1 The Initial Mesh Specification 
The first statement to define the Mesh [29]. It must be written as follows 
MESH SPACE.MULT=<VALUE>  
The above statement is followed by X.MESH and Y.MESH. 
X.MESH LOCATION=<VALUE> SPACING=<VALUE> 
. 
Y.MESH LOCATION=<VALUE> SPACING=<VALUE> 
 The SPACE.MULT parameter value is used as a scaling factor for the mesh obtained 
by the X.MESH and Y.MESH statements, default value is 1. Values less than 1 will create a 
globally finer mesh for increased accuracy. Values greater than 1 will create a globally 
coarser mesh for fast simulation. The X.MESH and Y.MESH statements are used to specify 
the locations in microns of horizontal and vertical lines, respectively. Together with the 
horizontal or vertical spacing associated with that line. At least two mesh lines must be 
described for each direction. The X.MESH and Y.MESH statements must be listed in the 
order of increasing x and y. Negative and positive values of x and y are allowed. 
3.4.2    Specifying Regions and Materials 
After the mesh is specification, every part of device must be assigned with a material type. 
This is process is completed with REGION statements [29].  
REGION number=<integer> <material type> <position parameters> 
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Region numbers must start from region 1 and are increased for each subsequent region 
statement. The position parameters are described in microns using X.MIN, X.MAX, Y.MIN 
and Y.MAX parameters. 
3.4.3 Specifying Electrodes 
After the specification of region and material the next is to specify the electrode that contact 
to semiconductor material. ELECTRODE statement is used for this specification [29]. 
ELECTRODE NAME=<electrode name> <position parameters>  
3.4.4 Specifying Doping 
Doping of different regions is the next step of structure specification.  
DOPING <distribution type> <dopant type> <position parameters> 
Analytical doping profiles can have uniform or Gaussian pattern. Analytical distribution are 
specified with the DOPING statement. 
DOPING UNIFORM CONCENTRATION=1E16 N.TYPE REGION=1 
DOPING GAUSSIAN CONCENTRATION=1E18 CHARACTERISTIC=0.05 P.TYPE \ 
X.LEFT=0.0 X.RIGHT=1.0 PEAK=0.1 
 The first DOPING statement specifies a uniform n-type doping density of 10
16
 cm
-3
 in 
the region. The second DOPING statement specifies a p-type Gaussian profile with a peak 
concentration of 10
18
cm
-3
,  statement describe that the peak doping is located along a line 
from x = 0 to x = 1 microns [29]. 
3.5  Defining Material Parameter and Models 
Once the mesh, geometry, and doping profiles are defined, now the next step is to modify the 
characteristics of electrodes, change the default material parameters, and choose which 
physical models ATLAS will use during the device simulation. These actions are 
38 
 
accomplished using the CONTACT, MATERIAL, and MODELS statements respectively 
[29]. 
3.5.1 Specifying Contact Characteristics 
An electrode in contact with semiconductor material is assumed by default to be ohmic. If a 
work function is defined the electrode is treated as a Schottky contact. The CONTACT 
statement is used to specify the metal work function of one or more electrodes. The NAME 
parameter is used to identify which electrode will have its properties modified. The 
WORKFUNCTION parameter sets the work function of the electrode. The below given 
method is used to assign work function to an electrode [29]. 
CONTACT NAME=gate WORKFUNCTION=4.8 
 In ATLAS, t is possible to tie two or more contact together so that voltages on both 
contacts are equal. This is useful for many technologies for example dual material gate 
Mosfet. If the electrodes are defined with different names the following syntax can be used to 
link the voltages applied to the two electrodes. 
CONTACT NAME=base1 COMMON=base 
Here, the electrode, base1, will be linked to the electrode, base. The applied 0.1V on base will 
then appear on base1. 
3.5.2 Specifying Material Properties 
All materials are split into three classes: conductors, semiconductors and insulators. Each 
class of material requires a different set of parameters to be specified. For semiconductors, 
these properties include band gap, electron affinity, density of states and saturation velocities. 
There are default parameters for material properties used in device simulation for many 
materials [29]. The MATERIAL statement allows, specifying values for these basic 
parameters as per the different material is used. Mentioned values can apply to a specified 
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material or a specified region. The given syntax shows the method to specify the parameter 
value to the material. 
MATERIAL MATERIAL=Silicon MUN=1100 EG300=1.12 
The given statement sets the low field electron mobility and band gap in all silicon regions in 
the device. The material properties are defined by region then the region is mentioned using 
the REGION or NAME parameters in the MATERIAL statement. 
3.5.3 Specifying Physical Model 
Physical models are mentioned using the IMPACT and MODELS statements. Parameters for 
these models emerge on many statements along with: MODELS, IMPACT, MOBILITY, and 
MATERIAL. The physical models can be classified into five classes: mobility, 
recombination, impact ionization, carrier statistics, and tunnelling. All models are specified 
with the MODELS statement while the impact ionization is specified with IMPACT 
statement as the syntax shown below. 
MODELS CONMOB SRH FLDMOB FERMIDIRAC 
The above syntax specifies the standard concentration dependent mobility, Shockley-
Read-Hall recombination with fixed carrier lifetimes, parallel field mobility, and Fermi Dirac 
statistics. ATLAS also provides an easy method for selecting the correct models for various 
technologies. The PRINT parameter lists to the run time output the parameters and models, 
which is used during the simulation of device. This allows verifying the material and models 
parameters. It is highly recommend that the PRINT parameter must include in the MODEL 
statement. 
3.6 Numerical Method Selection 
The semiconductor device problems can be solved by several different numerical methods.  
Numerical methods are specified in the METHOD statements of the input file.  
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There are basically three types of solution techniques [29]:  
 Decoupled (GUMMEL), 
 Fully coupled (NEWTON) 
  BLOCK 
 The GUMMEL method will solve for each unknown while keeping the other 
variables constant the process is repeating until a stable solution is achieved. The GUMMEL 
method is generally useful where the equations of the system is weakly coupled, but has only 
linear convergence. 
 The NEWTON method solves the total system of unknowns together. The NEWTON 
method may spend extra time solving for quantities which are essentially weakly coupled or 
constant. NEWTON also requires a more accurate initial guess to the problem to obtain 
convergence. 
 The isothermal drift diffusion model requires the solution of three equations for 
potential, hole concentration and electron concentration. This method is highly recommended 
for all simulations with floating regions such as SOI transistors. ATLAS can solve both hole 
and electron continuity equations or it can be only one or may be none. This choice can be 
select by using the CARRIERS parameter. 
3.7 Solution Specification 
ATLAS can be used to obtain DC, AC small signal, and transient solutions. Generally, 
voltages are defined on each of the electrodes in the device. ATLAS then calculates the 
current through each electrode. ATLAS also calculates internal quantities such as electric 
fields and carrier concentrations for the device [29].  
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3.7.1 DC Solution 
In DC solutions, the SOLVE statement is used to specify the voltage on all electrode.  
For example: 
solve vdrain=0.005 
The statement solves a single bias point with 0.005V on the drain electrode. 
3.7.2 Sweeping the Bias 
In most of applications, a sweep of one or more electrodes is usually required. A ramped bias 
is used because the basic DC stepping is inconvenient. The below given syntax is used to 
show the variation in drain voltage from 0.0V to 2.0V with 0.05V steps with a fixed gate 
voltage of 0.01V. 
solve vfgate=0.01 
solve vdrain =0.0 vstep=0.05 vfinal=0.2 name=drain. 
3.7.3 The Initial Solution 
The initial guess for potential and carrier concentrations must be made from the doping 
profile when no previous solutions exist. This is why the initial solution must be performed at 
the zero bias (or thermal equilibrium) condition. This is specified by the given syntax: 
SOLVE INIT 
3.7.4 Log Files 
Log files use to store the terminal characteristics which are calculated by ATLAS. These are 
voltages and current for each electrode in DC simulations. In AC simulations, the small the 
conductance, capacitances, and signal frequency are saved In transient simulations, the time 
is saved. The given syntax is used: 
LOG OUTF=<FILE NAME.log> 
Log files contain only the terminal characteristics. They are typically viewed in TONYPLOT.  
DECKBUILD is used for parameter extraction of log files data. Log files cannot be loaded  
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into ATLAS to re-initialize the simulation. 
 
3.7.5 Solve statement 
The DeckBuild Solve menu can be used generate SOLVE statements. The menu has a 
spreadsheet style entry. To access this menu, select the Command/Solutions/Solve... button 
in DECKBUILD. 
3.7.6 Save Statement 
To generate a structure file, use the OUTFILE parameter of either the SOLVE or SAVE 
statements. The given syntax is used to save the file. 
SAVE OUTF=<File Name.str>  
3.8 Parameter Extraction 
The EXTRACT command is available within the DECKBUILD environment. It allows 
extract the device parameters. This command has a flexible syntax which allows making 
specific EXTRACT routines. EXTRACT operates on the previous solved structure file. By 
default the EXTRACT uses the currently open log file. To override this default action 
provides the name of a file to be used by EXTRACT command before the extraction routine. 
The syntax is given for extraction: 
EXTRACT NAME="<filename>" 
A typical example of using EXTRACT is the extraction of the threshold voltage of an MOS 
transistor. 
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Table 1 Device Parameter Used For Simulation 
Parameters Value 
Mole Fraction       0-40% 
Source /Drain doping ( dN ) 2X
320 cm10   
Channel doping ( aN ) 
318cm10   
Oxide thickness ( oxt ) nm 2  
Channel Length ( L ) nm 30  
Silicon film thickness ( sit ) nm 10  
Gate Metal work-function ( 1M ) eV 4.71  
Gate Metal work-function ( 2M ) eV 4.6 , eV 4.4 ,
eV 4.2  
 
 
Table 2 Modified parameter values of silicon due to strain (x) 
Parameter                        
Eg300
 (eV) 1.08 1.04 1.00 0.96 
Nc300
  (cm-3) 2.80 x1019 2.25 x1019 1.98 x1019 1.95 x1019 
 
NV300
 (cm-3) 1.04x1019 7.80 x1018 
 
5.85 x1018 4.39 x1018 
Permittivity 11.8 11.8 11.8 11.8 
Mobility (cm2/V.sec) 1400 1800 
 
2250 2305 
Affinity (eV) 4.17 4.23 4.28 4.34 
ni (cm
-3) 1.45 x1010 2.44 x1010 4.29 x1010 7.99 x1010 
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Chapter 4 
4 SURFACE POTENTIAL AND THRESHOLD 
VOLTAGE   FORMULATION 
 
 
4.1 Introduction 
In this work, the concept of Double-Material-Gate (DMG) is incorporated in strained-silicon 
( Sis ) on silicon-germanium ( XX1 GeSi  ) MOSFET in order to overcome HCE and other 
SCEs in strained-Si MOSFET. An analytical 2D surface potential model and thereby a 
threshold voltage model is also developed for the proposed device. For this purpose, the 2D 
Poisson’s equation is solved in strained-Si and relaxed XX1 GeSi   using the appropriate 
boundary conditions along with the parabolic approximation of the channel potential profile.  
An extensive analysis was carried out on the surface potential and threshold voltage by 
various device parameters like strain, oxide and silicon thickness, gate length ratio and gate 
metal variations. Also, the DIBL effect on the device is well analyzed. Fig. 13 shows the 
cross-section of a short channel DMG strained-Si on XX1 GeSi  MOSFET along with the 
depletion region of the device. 
 
 
 
 
 
 
 
 
 
 
Fig. 13 Cross sectional view of DMG MOSFET with Sis  channel on XX1 GeSi   Substrates 
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Device dimensions, doping and other parameters are defined in Table1. As shown in 
Fig. 13, the depletion region under the gate is non-uniform caused by the lateral source-body 
and drain-body depletion widths dlx . In such a case, the development of an analytical model 
through the exact solution of the 2D Poisson equation will be highly challenging and would 
require employment of numerical methods and iterations. To develop a simple analytical 
solution, device structure of Fig. 2(a) is altered into a box type approximation of the depletion 
region as shown in Fig. 2 (b) consisting of a uniform depletion thickness of dx  and a uniform 
doping density of   effaN , . 
 
 
 
 
 
 
 
 
 
 
M. J. Kumar et al. [13] have used some geometric approximations to find the effective 
channel doping and the depletion thickness of the channel in the MOSFET. Following the 
 
Fig. 14 Box approximation of the depletion region of DMG MOSFET with Sis  channel 
on XX1 GeSi   substrate 
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same approach, the effective doping concentration due to the box approximation can be 
written as   
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where, dvx  is vertical depletion widths; th  is that value of surface potential at which 
the inversion charge density in the strained-Si device is same as that in the unstrained-Si at 
threshold; )( Sis  is change in unstrained Si workfunction due to strain and subV  is substrate 
bias voltage. 
The depletion region thickness is given as  
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where, 
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where, dlx  is the lateral depletion widths; jr  is the source and drain depth and L  is 
total channel length.  
 Considering all the above approximations, the modified device structure is shown in 
Fig. 2 (b). As shown, the depletion region is divided into four regions represented by regions 
1 and 3 under metal 
1M  and regions 2 and 4 under metal 2M . Regions 1 and 2 represent the 
Si-s  layer whereas regions 3 and 4 represent the relaxed XX1 GeSi   layer. 
 
4.1   Surface Potential Modeling 
To find out the potential distribution ),( yxi  in the channel region, the following 2D 
Poisson’s equations have been solved in all the four regions of strained-Si and the relaxed 
XX1 GeSi   layers. 
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 For the Sis   layer the y co-ordinate points downwards whereas for XX1 GeSi  layer,            
y -coordinate is considered at y  pointing upwards as shown in fig. 14. The subscript i  in the 
Eq. (31) and Eq. (32) denotes the respective channel regions as i  takes the numerical values 
49 
 
1, 2 3 and 4; effaN ,  is the effective body doping concentration; q is the electronic charge; Si  
and SiGe  are the permittivity of strained-Si film and relaxed XX1 GeSi  . The potential 
distributions in all the four regions are approximated by parabolic polynomials as [30] 
2
21 )()()(),( yxCyxCxyx iisii     2,1i                                 (33)  
2
21 )()(),( yxCyxCVyx iisubi        4,3i                                                             (34) 
Here, )(xsi  is the surface potential at SiO2/ Sis   interface under both metals 1M and
2M . The coefficients iC  are the functions of x  only. subV  is the substrate bias usually taken 
to be zero [13]. The continuity of potential and electric field across the interface of regions 1 
and 2 are:  
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The electric flux at SiO2/s-Si interface should be continuous in both regions 1 and 2: 
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where f the permittivity of the 2SiO  , ft  is the thickness of front gate oxide. 
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SisfFBgsg VVV  )( ,11   where  )(1,1 )( SiMSisfFBV                                                       (41) 
SisfFBgsg VVV  )( ,22   where  )(2,2 )( SiMSisfFBV                                                      (42) 
where, gsV  as the gate to source voltage; 1gV  and 2gV  are the effective gate voltage of 
control gate and the screen gate at the Sis / 2SiO  interface;  SisfFBV )( ,1  is the flat-band 
voltage for control gate and SisfFBV )( ,2  is the flat-band voltage for screen gate. 1M  and 
2M  represents the metal work functions of the control gate and the screen gate. 
Electric field at the bottom edge of depletion region (in regions 3 and 4) is zero and can be 
written as  
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The potential and electric field at the Sis / XX1 GeSi   interface should be equal and 
continuous, respectively, as 
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The potentials at the source and drain end can be given by 
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  SisbiV  ,1 0,0                                                                                                                     (49)  
  dsSisbi VVL  ,2 ,0                                                                                                          (50)
  SiGebiV ,3 0,0                                                                                                                      (51) 
  dsSiGebi VVL  ,4 ,0                                                                                                          (52)     
where, dsV  is drain-to-source voltage. 
The coefficients  xCi1  and  xCi2  appeared in Eq. (33) and Eq. (34) has been obtained by 
using the boundary conditions from Eq. (35) to Eq. (52):  
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where, 
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 ,,  are front gate oxide, strained-Si, relaxed 
XX1 GeSi  layer  capacitances respectively. 
Utilizing Eq. (33), Eq. (34) and boundary conditions of Eq. (35) - Eq. (52) into Eq. 
(31) and Eq. (32), one dimensional differential equation for surface potential,  xsi , can be 
written as   
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Solution of Eq. (61) yields following expression for surface potential,  xsi  [31] 
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 where, 212121 and,,,,  ddss  
are the constants and   is the characteristic length 
associated with the surface potential. 
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 The position minx  of the so called virtual cathode (the minimum surface potential) lies 
under the control gate [24] is estimated by solving 0
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Now, the minimum surface potential or virtual cathode potential, min,1s  under the 
control gate region can be obtained by putting Eq. (81) into Eq. (73) as  
111min,1 2   bas                                                                                                            (84) 
4.2   Threshold Voltage Modeling  
For an unstrained-Si MOSFET, the threshold voltage thV  is defined as that value of the gate 
voltage gsV  at which a conduction channel is induced under the gate oxide. Therefore, in a 
conventional unstrained-Si MOSFET, the threshold voltage is taken to be that value of the 
gate–source voltage at which the virtual cathode potential equals twice the  difference 
between the extrinsic Fermi level in the bulk and the intrinsic Fermi level of silicon (i.e. 
Sifs ,min, 2   where, min,s  is minimum surface potential ) [32]. 
55 
 
For the DMG strained-Si on XX1 GeSi   MOSFET, the threshold condition is modified as in 
[20] 
thSisSifs    )(,min,1 2                                                                                      (85) 
Hence, we can determine the value of the threshold voltage ( thV ) by substituting Eq. (84) into 
Eq. (85) and solving for gsV = thV  as  
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4.3   Drain Induced Barrier Lowering (DIBL) Modeling 
Drain induced barrier lowering (DIBL) is a short-channel effect in MOSFETs causing a 
reduction of threshold voltage thV  of the transistor at the higher drain voltages. DIBL also 
affects the current of MOSFETs the current is increase with the increase in drain bias voltage 
due to this the output resistance the MOSFET is reduced.  
In practice, DIBL can be formulated as follows [33]: 
)()(
)()(
lowVhighV
lowVhighV
DIBL ThTh


                  (107) 
Where )(highVTh  is the threshold voltage measured at a higher drain voltage  and  )(lowVTh  
 is the threshold voltage measured at a very low drain voltage, generally in the range of 0.05 
V or 0.1 V.  )(highV   is the higher supply(drain) voltage and  )(lowV    is the low 
supply(drain).  The units of DIBL are mV/V. 
4.4 Results and Discussion 
In this section, results obtained from theoretical models of surface potential and threshold 
voltage are compared with the numerical simulation results. Fig. 15 shows the surface 
potential profiles for single-material-gate (SMG) Sis   and DMG Sis   on XX1 GeSi   
MOSFETs structures. For the DMG structure, the screen gate workfunction is varied keeping 
the control gate workfunction same for all the cases. As the screen gate work function 
decreases, the minimum surface potential increases, reducing the source-channel barrier 
height and thereby decreasing the threshold voltage. Also, as the screen gate work function 
decreases the minimum surface potential shifts towards the source-side which then 
increasingly becomes immune to the drain voltage changes (i.e. lower drain induced barrier 
lowering (DIBL)). So, for eV2.42 M , the source-channel barrier height is minimum but is 
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highly immune to DIBL when compared to SMG structure. For eV6.42 M , the barrier 
height is more compared to the case when 2M  was eV2.4  but device is susceptible to 
DIBL.  
 
 
 
 
 
 
 
 
 
 
 
 
Fig. 16 shows surface potential variations along the channel length ( L ) for different control-
to-screen gate length ratios ( 21 : LL ). The step profile in the surface potential of the DMG 
Sis   on XX1 GeSi   MOSFET enhances the immunity of the device against undesired 
variations in the drain-to-source voltage ( dsV ) by screening it effectively. It is observed that as 
 
Fig. 15 Comparison of surface potential of Single Material Gate (SMG), and DMG (with 
different metal work function) strained MOSFETS against position along the channel length 
 
. 
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the screen gate length increases, the minimum surface potential increases leading to decrease 
in the channel barrier height. Also, the minimum surface potential point shifts towards the 
source side decreasing the influence of the drain on it. In other words, the device with equal 
control and screen gate length will be the optimized device in terms of 
dsV  immunity and 
barrier height. 
 
 
 
 
 
 
 
 
 
 
Li Jin et. al [17] showed that as L2 increases, the point of peak electric field in the 
channel shifts toward the source end causing more uniformity of the electric field in the 
channel and improving  carrier drift velocity and device speed. The increased carrier transport 
efficiency with decreasing L1 causes lower HCE and improved DIBL.  
 
Fig. 16 Comparison of surface potential of DMG strained MOSFET against position along 
the channel length for different gate length ratios. 
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Fig. 17 shows the channel potential variation along the channel length for different values of 
dsV  and Ge mole fraction ( X ). For a fixed amount of mole fraction, the minimum potential 
rises with the rise in 
dsV  showing the drain influence over it at a short channel length. 
 
 
 
 
 
 
 
 
 
 
 
Fig. 18 shows the threshold voltage variations against different gate length for different 
values of Ge mole fraction. As evident from the curves, the magnitude of the threshold 
voltage decreases due to with increasing Ge content ( X ) because of decrease in flatband 
voltage, decrease in source-body/ drain-body built-in potential barrier and earlier onset of 
inversion due to decrease in th . Now for the sub 75 nm channel length, the threshold falls 
steeply displaying the short channel behaviour. This is due to the charge sharing in the gate-
S/D and also the built-in potential barrier lowering of the source-body/drain-body due to 
 
 
Fig. 17 Surface potential variation along the channel length for fixed gate length ratios for 
different Ge mole fractions X and for different 
dsV  
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significant overlap of the lateral source-body and drain-body depletion regions (
dlx  as in Fig. 
13) at such short channel lengths.  
 
 
 
 
 
 
 
 
 
 
 
 
Fig. 19 shows the threshold voltage variation against channel length for different gate length 
ratios ( 21 : LL ) and Ge mole fractions ( X ). It is observed that the threshold voltage is higher 
for the higher control gate length. This may be due to the higher channel barrier height for 
higher gate length ratio  1:2: 21 LL  as predicted in the Fig. 17. Further, the roll-off in the 
threshold curve is higher for the smaller gate length ratio of the device. This is attributed to 
the fact that the control gate loses its control over the channel at smaller length ratios. At 
smaller gate length ratio, the channel barrier height gets reduced giving rise to greater short 
channel effects. 
 
Fig. 18 Threshold voltage against device channel length for different Ge mole fraction X    
in the XX1 GeSi   layer 
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The only advantage in reducing the gate length ratio is in DIBL as discussed later. In 
addition, the decrease in the threshold voltage is observed with increasing strain ( X ) which 
is already discussed in Fig. 19.  
Fig. 20 shows the threshold voltage variations with Ge mole fraction variations at different Si 
film thickness. As seen from the diagram, the threshold voltage is lower for higher strain at 
the same gate length. It is observed that the threshold voltage reduces considerably in a linear 
manner with increasing strain. 
 
 
 
Fig. 19 Threshold voltage against device channel length ( L ) with different gate length 
ratios ( 21 : LL ) for different Ge mole fraction ( x ) in the XX1 GeSi   layer 
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Fig. 21 shows the variation of the DIBL with gate length for different gate length ratios. The 
DIBL for a short-channel Sis   on XX1 GeSi   MOSFET is computed as the difference between 
the linear ( dsV  = 0.2 V) and saturation ( dsV  = 1.2 V) threshold voltages [12]. The threshold 
voltage is extracted from simulated         curve as mentioned in simulation method and 
model section of the present manuscript. It is observed that the DIBL is negligible for longer 
channel lengths (above 100 nm), but is significant for smaller channel lengths (below 60–70 
nm). As seen from the Fig. 21, the DIBL increases sharply as the length of the control gate 
increases. This may be attributed to the shift of the minimum surface potential point towards 
the drain side when the length of control gate increases for fixed channel length as shown in 
Fig. 16. It should be noted that if the surface potential point is more close to the drain side, 
 
Fig. 20 Threshold voltage against Ge mole fraction ( x ) in the XX1 GeSi   layer for different 
strained silicon layer thickness ( Sit ) 
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the source channel barrier height will have strong affinity with drain voltage and hence more 
DIBL will be observed in the device.    
 
 
 
 
 
 
 
 
 
 
Fig. 21 Drain induced barrier lowering (DIBL) against device channel length ( L ) for 
different gate length ratios ):( 21 LL . 
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Chapter 5 
5 CONCLUSIONS 
 
The developed 2-D analytical model for surface potential and threshold voltage analyses the 
effectiveness of DMG structure in an Sis   on XX1 GeSi   substrate to suppress the hot carrier 
effects (HCEs) and drain induced barrier lowering (DIBL). The suppression of HCE and 
DIBL by the introduction of the dual material gate is attributed to the creation of a step-
function in the channel potential profile which is verified by the simulations. An extensive 
analysis of the impact of numerous device parameters on the threshold voltage has been 
carried out. It may be concluded that the depreciation in the threshold voltage with increasing 
strain is improved by increasing the length of control gate for the given channel length and 
increasing the Sis   thickness. Also, modifying the Ge mole fraction and the gate length ratio, 
DIBL can be controlled effectively. The derived 2-D analytical model is found to be in 
excellent agreement with the simulation results obtained from ATLAS
TM
 from Silvaco. The 
developed model may prove to a useful tool to optimize the desired performance of the 
device parameters. 
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